首頁(yè)>LU6612-T64-DB>規(guī)格書(shū)詳情
LU6612-T64-DB中文資料agere數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)

廠商型號(hào) |
LU6612-T64-DB |
功能描述 | LU6612 FASTCAT TM Single-FET for 10Base-T/100Base-TX |
文件大小 |
528.55 Kbytes |
頁(yè)面數(shù)量 |
36 頁(yè) |
生產(chǎn)廠商 | Agere Systems |
企業(yè)簡(jiǎn)稱(chēng) |
agere |
中文名稱(chēng) | Agere Systems官網(wǎng) |
原廠標(biāo)識(shí) | ![]() |
數(shù)據(jù)手冊(cè) | |
更新時(shí)間 | |
人工找貨 | LU6612-T64-DB價(jià)格和庫(kù)存,歡迎聯(lián)系客服免費(fèi)人工找貨 |
LU6612-T64-DB規(guī)格書(shū)詳情
Description
The LU6612 is a single-channel, single-chip complete transceiver designed specifically for dual-speed 10Base-T and 100Base-TX repeaters and switches.
LU6612 implements:
■ The 10Base-T transceiver function of IEEE 802.3u.
■ The physical coding sublayer (PCS) of IEEE 802.3u.
■ The physical medium attachment (PMA) of IEEE 802.3u.
■ Autonegotiation of IEEE 802.3u.
■ MII management of IEEE 802.3u.
■ Physical medium dependent (PMD) of IEEE 802.3u.
Features
10 Mbits/s Transceiver
■ Compatible with IEEE * 802.3u 10Base-T standard for twisted-pair cable
■ Autopolarity detection and correction
■ Adjustable squelch level for extended wire line length capability (2 levels)
■ Interfaces with IEEE 802.3u media independent interface (MII)
■ On-chip filtering eliminates the need for external filters
■ Half- and full-duplex operations
100 Mbits/s Transceiver
■ Compatible with IEEE 802.3u MII (clause 22), PCS (clause 23), PMA (clause 24), autonegotiation (clause 28), and PMD (clause 25) specifications
■ Scrambler/descrambler bypass
■ Encoder/decoder bypass
■ 3-statable MII in 100 Mbits/s mode
■ Selectable carrier sense signal generation (CRS asserted during either transmission or reception in half duplex, CRS asserted during reception only in full duplex)
■ Selectable MII or 5-bit code group interface
■ Half- or full-duplex operations
■ On-chip filtering and adaptive equalization that eliminates the need for external filters
General
■ Autonegotiation (IEEE 802.3u clause 28):
— Fast link pulse (FLP) burst generator
— Arbitration function
— Accepts preamble suppression
— Operates up to 12.5 MHz
■ Supports the station management protocol and frame format (clause 22):
— Basic and extended registers
— Supports next-page function
— Accepts preamble suppression
— Operates up to 12.5 MHz
■ Supports the following management functions via pins if station management is unavailable:
— Speed select
— Encoder/decoder bypass
— Scrambler/descrambler bypass
— Full duplex
— Autonegotiation
■ Supports half- and full-duplex operations
■ Provides four status signals: receive/transmit activity, full duplex, link integrity, and speed indication
■ Powerdown mode for 10 Mbits/s and 100 Mbits/s operation
■ Loopback for 10 Mbits/s and 100 Mbits/s operation
■ 0.35 μm low-power CMOS technology
■ 64-pin TQFP
■ Single 5 V power supply
產(chǎn)品屬性
- 型號(hào):
LU6612-T64-DB
- 制造商:
AGERE
- 制造商全稱(chēng):
AGERE
- 功能描述:
LU6612 FASTCAT TM Single-FET for 10Base-T/100Base-TX
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|