MCF52110中文資料飛思卡爾數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)

MCF52110 ColdFire Microcontroller

The MCF52110 is a member of the ColdFire? family of reduced instruction set computing (RISC) microprocessors. This document provides an overview of the 32-bit MCF52110 microcontroller, focusing on its highly integrated and diverse feature set.

This 32-bit device is based on the Version 2 ColdFire core operating at a frequency up to 80 MHz, offering high performance and low power consumption. On-chip memories connected tightly to the processor core include up to 128 Kbytes of flash memory and 16 Kbytes of static random access memory (SRAM). On-chip modules include:

? V2 ColdFire core delivering 76 MIPS (Dhrystone 2.1) at 80 MHz running from internal flash memory with Multiply Accumulate (MAC) Unit and hardware divider

? Up to three universal asynchronous/synchronous receiver/transmitters (UARTs)

? Two inter-integrated circuit (I2C?) bus interface modules

? Queued serial peripheral interface (QSPI) module

? Eight-channel 12-bit fast analog-to-digital converter (ADC) with simultaneous sampling

? Four 32-bit input capture/output compare timers with DMA support (DTIM)

? Four-channel general-purpose timer (GPT) capable of input capture/output compare, pulse width modulation (PWM), and pulse accumulation

? Eight-channel/Four-channel, 8-bit/16-bit pulse width modulation timer

? Two 16-bit periodic interrupt timers (PITs)

– Real-time clock (RTC) module with 32 kHz crystal

? Programmable software watchdog timer

– Secondary watchdog timer with independent clock

? Interrupt controller capable of handling 57 sources

? Clock module with 8 MHz on-chip relaxation oscillator and integrated phase-locked loop (PLL)

? Test access/debug port (JTAG, BDM)