UPD46185364BF1-E33-EQ1中文資料瑞薩數(shù)據(jù)手冊PDF規(guī)格書

Features

? 1.8 ± 0.1 V power supply

? 165-pin PLASTIC BGA (13 x 15)

? HSTL interface

? PLL circuitry for wide output data valid window and future frequency scaling

? Separate independent read and write data ports with concurrent transactions

? 100% bus utilization DDR READ and WRITE operation

? Four-tick burst for reduced address frequency

? Two input clocks (K and K#) for precise DDR timing at clock rising edges only

? Two output clocks (C and C#) for precise flight time

and clock skew matching-clock and data delivered together to receiving device

? Internally self-timed write control

? Clock-stop capability. Normal operation is restored in 20 μs after clock is resumed.

? User programmable impedance output (35 to 70 Ω)

? Fast clock cycle time : 3.3 ns (300 MHz), 4.0 ns (250 MHz)

? Simple control logic for easy depth expansion

? JTAG 1149.1 compatible test access port